Code: IT3T1

## II B.Tech - I Semester-Regular/Supplementary Examinations November 2017

## DIGITAL SYSTEM DESIGN (INFORMATION TECHNOLOGY)

Duration: 3 hours
Max. Marks: 70
PART - A
Answer all the questions. All questions carry equal marks

$$
11 \mathrm{x} 2=22 \mathrm{M}
$$

1. 

a) Determine the base for the following operators.
i) $(44+24)_{b}=(73)_{10}$
ii) $(101+10)_{b}=(25)_{8}$
b) Convert the following numbers into base 4
i) $(70)_{8}$
ii) $(F F A)_{16}$
c) Represent the decimal digit 9 in Excess-3 code and 84-2-1 code.
d) Simplify the following logic expressions.

$$
(A+B)(\bar{A}+C)(B+\bar{C})
$$

e) Obtain complement for the given expression

$$
(A+B) \bar{C} D+E F
$$

f) Simplify the following expressions using truth table $\overline{A \oplus B} \oplus \overline{A B}$
$\mathrm{g})$ A three variable logic function $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C})$ is implemented with 4 to 1 Multiplexer such that data lines are used for variable A and select lines are for $\mathrm{B}, \mathrm{C}$ variables if $\mathrm{X}_{0}=\mathrm{X}_{3}=\mathrm{H}, \quad X_{1}=\bar{A} \& X_{2}=A$ obtain minterm list.
h) Draw full adder circuit using 2 half adders and 1 OR gate.
i) Implement the following function using NAND gates $D(\bar{A}+\bar{C}) E D$
j) The first half adder sum and carry are used as inputs of second half adder. What are the logic expressions of sum and carry outputs of second half adder. Assume A, B are inputs of first half adder.
k) Give the truth table of negative edge triggered J-K Flipflop with active high clear input.
PART - B

Answer any THREE questions. All questions carry equal marks.

$$
3 \times 16=48 \mathrm{M}
$$

2. a) Convert given hexadecimal number 7DF to Base 4 number and base 8 number.
b) Perform the following operation using 2's complement form. Assume 8 bit word length including sign bit.

$$
(-32)+(-27)
$$

c) Convert the following number to base 2 and hence obtain its 2's complement. (233233) 4
3. a) Simplify the following logic expression

$$
\mathrm{Y}=\mathrm{AB}+\overline{\mathrm{A}} \mathrm{C}+\overline{\mathrm{B}} \mathrm{D}+\overline{\mathrm{C}} \mathrm{D}+\mathrm{C} \overline{\mathrm{D}}
$$

b) Obtain minimal SOP expression using K-Map and hence draw the circuit using 2 input NAND gates.

12 M $f(A, B, C, D)=\sum 0,1,2,4,6,9,10+d(3,11,12,13,15)$
4. a) Implement the following logic functions with 8 to 1 multiplexer.

$$
f(A, B, C, D)=\sum 0,3,6,8,11,13,15
$$

b) Implement the following function using 3 to 8 line

De-multiplexer and 2 OR gates.

$$
\begin{gathered}
\mathrm{f}_{1}(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=\overline{\mathrm{A}} \mathrm{~B}+\mathrm{A} \overline{\mathrm{~B}}+\overline{\mathrm{B}} \overline{\mathrm{C}} \\
\mathrm{f}_{2}(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=(\overline{\mathrm{A}}+\overline{\mathrm{C}})(\overline{\mathrm{B}}+\overline{\mathrm{C}})(\overline{\mathrm{A}}+\overline{\mathrm{B}})
\end{gathered}
$$

5. Prepare PLA programming table and hence implement the following functions using minimum number of AND gates and OR gates of PLA

16 M

$$
\begin{aligned}
& \mathrm{f}_{1}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\sum 0,3,4,5,6,7,8,11,12,15 \\
& \mathrm{f}_{2}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\sum 1,2,4,5,6,7,9,10,13,14 \\
& \mathrm{f}_{3}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\sum 1,4,5,6,7,8,9,10,11,13
\end{aligned}
$$

6. Draw the state diagrams of MOD 6 UP/DOWN Counter and hence design synchronous circuit using T-Flipflops with active low clear terminal.
